Semiconductor Memories|Basic

Application Example: Configuring Multiple EEPROMs (SPI)

Application Example: Configuring Multiple EEPROMs (I<sup>2</sup>C)

Each EEPROM is individually controlled by the Bus Master via the CSB pin.
This allows other communication lines to be shared and enables each device tobe independently accessed.